

iMQ Technology Inc.

No.: TDDS01-S7705-EN(B)	Name: SQ7705 Brief Datasheet	Version: V1.1
-------------------------	------------------------------	---------------

# **SQ7705 Brief Datasheet V1.1**

**SQ7705, 16-bit Low Power Secure MCU****64K Bytes Flash, 8K Bytes EEPROM, 8K Bytes SRAM, ADC, AES, SHA, Secure Boot****Features**

- Max. System Frequency 48 MHz
- Instruction Set is Compatible with Toshiba TLCS-870/C1
- Operating Voltage: 2.0V ~ 5.5V
- Operating Temperature: -40°C ~ 85°C
- Deep Sleep Mode Current < 1uA

**Memory Configuration**

- SRAM 8K Bytes
- Flash 64K Bytes (512bytes / sector)
- EEPROM 8K Bytes (32bytes / sector)
- EEPROM and Code Flash support dual operation

**Low voltage detection (LVD) system****Brown-out reset detection (BROR)****Clock Source**

- External High Frequency Crystal : 1 ~ 16 MHz
- External Low Frequency Crystal : 32.768 KHz
- System Frequency Up to 48MHz (via PLL)
- Internal Low Frequency Oscillator: 32KHz

**Timer/Counter**

- Three 16-bit Timer (TCA), with timer mode, external trigger timer mode, pulse width measurement mode, PPG mode.
- Six 8/16-bit Timer (Timer A), complementary PWM output with dead time
- Real-time Clock (RTC)
- Time Base Timer (TBT)
- Watchdog Timer (WDT)
- System Timer (STM)
- Divider Output (DVO)

**I/O**

- 53 I/O for 64pin Package
- 8 external interrupt input (EINT0~EINT7)
- 16 Key-on Wakeup (KW10~KW15)

**Package Type**

- LQFP 64 (10x10)

**12-bit ADC**

- 16 CH ADC input
- ADC Vref

**DMA**

- 4CH for Performance Demanding Applications

**Peripherals**

- 1 set Low Energy UART
- 3 sets UART
- 2 sets I2C (max. 400KHz)
- 2 sets SPI (max. 10MHz)

**Hardware Accelerated Symmetric Crypto Engine**

- SHA2-256 Hash Engine
- AES-128/AES-256 (ECB, CBC, CFB, CTR, OFB) with Side Channel Attack Countermeasures
- Up to 2.9Mbps hardware AES engine which is useful for real-time voice and audio encrypt/decrypt

**NIST CAVP Certified Cryptographic Algorithms**

- DRBG (SP800-90A)
- TRNG (SP800-22 Compliant)
- AES-128/AES-256 (FIPS 197)
- SHA-256 (FIPS 180-4)

**Hardware-isolated, Secure Execution Environment**

- Support Secure Zone and Secure Peripherals
- Support Secure Bootloader and Anti-Tamper
- Secure Memory (SRAM, Flash, EEPROM)

**NIST FIPS 140-3 compliant tamper-resistant technology****Applications**

- Smart Home, Smart Lock,
- BMS System
- Wireless Node Device
- IoT Application

## CONTENT

CONTENT.....	3
2. PRODUCT OVERVIEW .....	4
2.1 FEATURES .....	4
2.2 BLOCK DIAGRAM.....	6
2.3 PIN ASSIGNMENT/ DESCRIPTION.....	7
2.4 I/O CIRCUIT TYPE .....	17
3. ELECTRONIC CHARACTERISTICS .....	20
3.1 ABSOLUTE MAXIMUM RATING.....	20
3.2 OPERATION CONDITIONS .....	21
3.2.1 Operation Conditions .....	21
3.2.2 Clock Timing.....	21
3.2.3 I/O Characteristics .....	22
3.3 D.C. CHARACTERISTICS .....	23
3.4 POWER-ON RESET CHARACTERISTICS .....	24
3.5 BROR CHARACTERISTICS .....	25
3.6 LVD CHARACTERISTICS.....	26
3.7 ADC CHARACTERISTICS .....	27
3.8 FLASH CHARACTERISTICS .....	28
3.9 EEPROM CHARACTERISTICS .....	28
4. ADDRESSING SPACE .....	29
4.1 PROGRAM MEMORY .....	29
4.2 DATA MEMORY .....	31
5. SYSTEM OPERATION .....	33
5.1 OPERATING MODES .....	33
6. OPERATION IN ADM MODE AND USER MODE .....	34
6.1 FEATURE.....	34
APPENDIX A. PRODUCT NUMBER INFORMATION .....	35
APPENDIX B. PACAKGE INFORMATION.....	36
LQFP64(10x10).....	36
REVISION HISTORY .....	37

## 2. Product Overview

### 2.1 Features

SQ7705 has a maximum operating frequency of 48MHz, has 64KB Flash, 8KB EEPROM, 8KB SRAM, supporting secure storage. Providing hardware AES-128/AES-256 and SHA-256 engines, and side-channel attack protection and tamper detection. It has a 12-bit ADC, high-precision internal high-frequency oscillator ( $\pm 1.5\%$ ,  $-20\sim 70^{\circ}\text{C}$ ) and precise low-voltage detection (LVD), and consumes  $<1.2\mu\text{A}$  in deep sleep mode. Rich peripherals: 3 16-bit timers (with counter, external trigger, PWM, PPG), 3 8/16-bit timers (with dead-zone complementary PWM output), 3 sets of UART, 1 set of low-power UART, 2 sets of I2C, 2 sets of SPI, RTC with perpetual calendar function, wake-up and interrupt functions. With a variety of internal and external clock sources, users can optimize and adjust the working mode according to different needs such as performance and power consumption.

SQ7705 uses the 870E core and is compatible with the TLCS-870/C1 instruction set architecture. It is a power-efficient and low-gate-count computing core. Its variable-length instruction set provides 38 sets of core instructions, 9 addressing modes, and the instruction opcode length. From 1 to 5 digits, most general instructions are 2 to 4 digits.

The core is a three-stage pipeline design. The instruction queue and core functional units can frequently execute instructions in a single cycle. The Harvard architecture allows the system to fetch instructions and access data at the same time. Specific hardware is specially designed to handle instruction and data alignment to improve work efficiency.

A variety of internal and external clock sources can be selected according to the frequency required by the user, and can also support digital peripherals and precise analog features. Users can optimize and adjust the working mode according to different needs such as performance and power consumption.

Note: In 8KB EEPROM, 7.5K Bytes are for customer configuration; 0.5K Bytes are for MCU internal use

<b>Product No.</b>	<b>SQ7705LA064SGGR</b>
<b>Pins/ (IOs)</b>	64 / (53)
<b>Operating Voltage</b>	2.0~5.5V
<b>Operating Temp.</b>	-40~85°C
<b>External Interrupt</b>	16
<b>Flash</b>	64K Bytes
<b>EEPROM</b>	8K Bytes
<b>RAM</b>	8K Bytes
<b>ADC</b>	12-bit x16-CH (VDD,External)
<b>Interrupt</b>	External : 8 Internal : 44
<b>Internal Oscillator / Accuracy</b>	48MHz +/- 1% @ 0~50°C +/- 1.5% @ -20~70°C +/- 3% @ -40~85°C
<b>External Crystal</b>	1~16MHz ,32768Hz
<b>BROR</b>	1 Level
<b>LVD</b>	8 Levels (+/- 3%)*2
<b>Timer / Counter</b>	8/16-bit Timer A x 3 16-bit TCA x 3 WDT,TBT,RTC,STM
<b>PWM/PPG</b>	8/16-bit Timer A x 3 16-bit TCA x 3
<b>Communication</b>	LEUART x 1 UART x 3 SPI x 2 I2C x 2
<b>OCDE</b>	Yes
<b>Package Type</b>	LQFP64(10x10)

Note 1: "VDD" means using VDD as internal reference voltage; "external" means there is on external reference voltage

Note 2: SQ series products have 8-level LVD, with a minimum accuracy of ±3%. For detailed specifications of each level, please refer to the product specification sheet.

## 2.2 Block Diagram




Figure 2.1 SQ7705 Block Diagram

1. TimerA (TMRA) is 8/16-bit timer/counter ; TMRA00 and TMRA01 are timer/counter input/output function.

## 2.3 Pin Assignment/ Description

Product No.: SQ7705LA064SGGR (LQFP64 10x10)




Fig 2- 2 Pin Assignment of SQ7705 (LQFP-64)

- Note 1: SQ7705 simulation needs to connect P3.4/DBG, P4.2/RESET, VDD, VSS. For the simulation pins reserved by the customer on the system board, please refer to the external reference circuit. It is not recommended to add other components to avoid affecting the simulation characteristics or functions
- Note 2: SQ7705 programming is performed by OCDE pins. For the programming pins reserved by the customer on the system board, please refer to the external reference circuit. It is not recommended to add other components to avoid affecting the programming characteristics or Function. 4-wire OCDE pin: Same as the simulation pin (P3.4/DBG, P4.2/RESET, VDD, VSS). It takes about (7) seconds to burn the 64KByte program space in a single IC. iMQ emulator (MQ-Link) and writer support this burning mode.

No.: TDDS01-S7705-EN(B)		Name: SQ7705 Brief Datasheet		Version: V1.1
64 Pin.	Pin Name/Pin Option	I/O Type	Function Description	
1	VDD	Power	Positive power supply.	
2	P4.7/RTC/EINT7/KWI15/ FLTIN0	I/O (Type A)	P4.7 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. RTC, external interrupt EINT7, wake up pin KWI15, 8/16-bit timer FLTIN0 input are pin-shared with P4.7.	
3	P4.6/LXIN/EINT6/KWI14/ FLTIN1	I/O (Type B)	P4.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. LXIN, external interrupt EINT6, wake up pin KWI14, 8/16-bit timer FLTIN1 input are pin-shared with P4.6. LXIN is connected to low frequency external crystal.	
4	P4.5/LXOUT/EINT5/KWI13/ FLTIN2	I/O (Type B)	P4.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. LXOUT, external interrupt EINT5, wake up pin KWI13, 8/16-bit timer FLTIN2 input are pin-shared with P4.5. LXOUT is connected to low frequency external crystal.	
5	P4.4/HXIN/TCA1/SCL1/EINT4 / KWI12/TAMPER1	I/O (Type B)	P4.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. HXIN, 16-bit timer TCA1, SCL1 (I2C bus clock input/output), external interrupt EINT4, wake up pin KWI12 and TAMPER1 are pin shared with P4.4. HXIN is connect to high frequency external crystal.	
6	P4.3/HXOUT/TCA0/SDA1/ EINT3/KWI11	I/O (Type B)	P4.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. HXOUT, 16-bit timer TCA0, SDA1 (I2C bus data input/output), external interrupt EINT3, wake up pin KWI11 are pin-shared with P4.3. HXOUT is connected to high frequency external crystal.	
7	P4.2/RESET/EINT2/KWI10	I/O (Type A)	P4.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. External interrupt EINT2, wake up pin KWI10 are pin-shared with P4.2. RESET is pin-shared with P4.2. Reset is low-active.	
8	P5.7/TCA2/CS1/AIN15/ EINT7/KWI15	I/O (Type C)	P5.7 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. 16-bit timer TCA2, CS1 (SPI chip select), ADC input AIN15, external interrupt EINT7, wake up pin KWI15 are pin-shared with P5.7.	
9	P5.6/TCA2/SCK1/DVO/ AIN14/EINT6/ KWI14	I/O (Type C)	P5.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistors. 16-bit timer TCA2, SCK1 (SPI clock), divider output(DVO), ADC input AIN14, external interrupt EINT6, wake up pin KWI14 are pin-shared with P5.6.	



10	P5.5/MISO1/AIN13/EINT5/ KW113	I/O (Type C)	P5.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. MISO1 (SPI master in slave out), ADC input AIN13, external interrupt EINT5, wake up pin KW113 are pin-shared with P5.5.
11	P5.4/MOSI1/AIN12/EINT4/ KW112/TAMPER1	I/O (Type C)	P5.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. MOSI1 (SPI master out slave in), ADC input AIN12, external interrupt EINT4, wake up pin KW112 and TAMPER1 are pin-shared with P5.4.
12	VSSA	GND	Analog power ground
13	VDDA	Power	Analog positive power supply.
14	P5.3/TCA0/AIN11/ VREF_ADC/ EINT3/KW111	I/O (Type C)	P5.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, ADC input AIN11, VREF_ADC, external interrupt EINT3, wake up pin KW111 are pin-shared with P5.3.
15	P5.2/TCA2/AIN10/EINT2/ KW110	I/O (Type C)	P5.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA2, ADC input AIN10, external interrupt EINT2, wake up pin KW110 are pin-shared with P5.2.
16	P5.1/TCA1/TXD1/AIN9/ EINT1/KW19	I/O (Type C)	P5.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, UART TXD1, ADC input AIN9, external interrupt EINT1, wake up pin KW19 are pin-shared with P5.1.
17	P5.0/TCA0/RXD1/AIN8/EINT 0/KW18/TAMPER0	I/O (Type C)	P5.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, UART RXD1, ADC input AIN8, external interrupt EINT0, wake up pin KW18 and TAMPER0 are pin-shared with P5.0.
18	VSS	GND	Ground
19	VDD	Power	Positive power supply.
20	P1.7/TCA1/CS0/AIN7/EINT7/ KW17/FLTIN0	I/O (Type C)	P1.7 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, CS0 (SPI chip select), ADC input AIN7, external interrupt EINT7, wake up pin KW17,8/16-bit timer FLTIN0 input are pin-shared with P1.7.

21	P1.6/TCA0/SCK0/AIN6/ EINT6/KWI6/FLTIN1	I/O (Type C)	P1.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, SCK0 ( SPI clock input/output), ADC input AIN6, external interrupt EINT6, wake up pin KWI6, 8/16-bit timer FLTIN1 input are pin-shared with P1.6.
22	P1.5/TCA1/MISO0/AIN5/EIN T5/KWI5/FLTIN2	I/O (Type C)	P1.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, MISO0 (SPI master in slave out), ADC input AIN5, external interrupt EINT5, wake up pin KWI5, 8/16-bit timer FLTIN2 input are pin-shared with P1.5.
23	P1.4/TCA0/MOSI0/AIN4/KWI 4/ EINT4/TAMPER1	I/O (Type D)	P1.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, MOSI0(SPI master out slave in), ADC input AIN4, external interrupt EINT4, wake up pin KWI4 and TAMPER1 are pin-shared with P1.4.
24	P1.3/LETXD0/AIN3/EINT3/ KWI3	I/O (Type C)	P1.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LETXD0, ADC input AIN3, external interrupt EINT3, wake up pin KWI3 are pin-shared with P1.3.
25	P1.2/LERXD0/AIN2/EINT2/ KWI2	I/O (Type C)	P1.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LERXD0, ADC input AIN2, external interrupt EINT2, wake up pin KWI2 are pin-shared with P1.2.
26	P1.1/TXD1/AIN1/ EINT1/ KWI1	I/O (Type C)	P1.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART TXD1, ADC input AIN1, external interrupt EINT1, wake up pin KWI1 are pin-shared with P1.1.
27	P1.0/RXD1/AIN0/EINT0/ KWI0/TAMPER0	I/O (Type C)	P1.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART RXD1, ADC input AIN0, external interrupt EINT0, wake up pin KWI0 and TAMPER0 are pin-shared with P1.0.
28	P2.6/TCA2/EINT6/KWI6	I/O (Type C)	P2.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA2, external interrupt EINT6, wake up pin KWI6 are pin-shared with P2.6.

29	P2.5/LETXD0/SCL1/EINT5/ KW15/TMRA21	I/O (Type C)	P2.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LETXD0, SCL1 (I2C clock input/output), external interrupt EINT5, wake up pin KW15, 8/16-bit timer TMRA21 are pin-shared with P2.5.
30	P2.4/LERXD0/SDA1/EINT4/ KW14/TMRA20/TAMPER1	I/O (Type C)	P2.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LERXD0, SDA1 (I2C data input/output), external interrupt EINT4, wake up pin KW14, 8/16-bit timer TMRA20 and TAMPER1 are pin-shared with P2.4.
31	VSS	GND	Ground
32	VDD	Power	Positive power supply.
33	P2.3/CS1/EINT3/KW13/TMRA 11	I/O (Type A)	P2.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. CS1(SPI chip select), external interrupt EINT3, wake up pin KW13, 8/16-bit timer TMRA11 are pin-shared with P2.3.
34	P2.2/TCA2/SCK1/SCL1/ EINT2/KW12/TMRA10	I/O (Type A)	P2.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA2, SCK1(SPI clock input/output), SCL1( I2C clock input/output), external interrupt EINT2, wake up pin KW12, 8/16-bit timer TMRA10 are pin-shared with P2.2.
35	P2.1/TCA1/MISO1/SDA1 /EINT1/ KW11/TMRA01	I/O (Type A)	P2.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, MISO1(SPI master in slave out), SDA1( I2C data input/output), external interrupt EINT1, wake up pin KW11, 8/16-bit timer TMRA01 are pin-shared with P2.1.
36	P2.0/MOSI1 /EINT0/ KW10/TMRA00/TAMPER0	I/O (Type A)	P2.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. MOSI1(SPI master out slave in), external interrupt EINT0, wake up pin KW10, 8/16-bit timer TMRA00 and TAMPER0 are pin-shared with P2.0.
37	P6.6/TCA1/TXD0/EINT6/KWI 14/ FLTIN0	I/O (Type A)	P6.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, UART TXD0, external interrupt EINT6, wake up pin KWI14, 8/16-bit timer FLTIN0 input are pin-shared with P6.6.


38	P6.5/TCA0/RXD0/EINT5/KWI13/FLTIN1	I/O (Type A)	P6.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, UART RXD0, external interrupt EINT5, wake up pin KWI13, 8/16-bit timer FLTIN1 input are pin-shared with P6.5.
39	P6.4/TCA2/EINT4/KWI12/FLTIN2/TAMPER1	I/O (Type A)	P6.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA2, external interrupt EINT4, wake up pin KWI12, 8/16-bit timer FLTIN2 and TAMPER1 input are pin-shared with P6.4.
40	P6.3/TCA1/TMRA21/EINT3/KWI11	I/O (Type A)	P6.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, external interrupt EINT3, wake up pin KWI11, 8/16-bit timer TMRA21 are pin-shared with P6.3.
41	P6.2/DVO/EINT2/KWI10/TMRA20	I/O (Type A)	P6.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Divider output DVO, external interrupt EINT2, wake up pin KWI10, 8/16-bit timer TMRA20 are pin-shared with P6.2.
42	P6.1/TXD0/CS0/EINT1/KWI9/TA11	I/O (Type A)	P6.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART TXD0, CS0(SPI chip select), external interrupt EINT1, wake up pin KWI9 are pin-shared with P6.1.
43	P6.0/RXD0/SCK0/EINT0/KWI8/TA10/TAMPER0	I/O (Type A)	P6.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART RXD0, SCK0(SPI clock input/output), external interrupt EINT0, wake up pin KWI8, 8/16-bit timer TA10 and TAMPER0 are pin-shared with P6.0.
44	P3.7/RTC/TXD2/ MISO0/EINT7/KWI7/TA01	I/O (Type A)	P3.7 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. RTC, UART TXD2, SPI MISO0, external interrupt EINT7, wake up pin KWI 7, 8/16 timer TA01 are pin-shared with P3.7.
45	P3.6/RXD2/MOSI0/EINT6/KWI6/TA00	I/O (Type A)	P3.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART RXD2, SPI MOSI0, external interrupt EINT6, wake up pin KWI6, 8/16 timer TA00 are pin-shared with P3.6.
46	P3.5/EINT5/KWI5	I/O (Type A)	P3.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. External interrupt EINT5, wake up pin KWI5 are pin-shared with P3.7.
47	VSS	GND	Ground

48	VDD	Power	Positive power supply.
49	P3.4/TXD1/EINT4/KWI4/DBG	I/O (Type A)	P3.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART TXD1, external interrupt EINT4, wake up pin KWI4 are pin-shared with P3.4.
50	P0.7/TCA0/RXD1/CS0/EINT7/ KWI7	I/O (Type A)	P0.7 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, UART RXD1, CS0 (SPI chip select), external interrupt EINT7, wake up pin KWI7 are pin-shared with P0.7.
51	P0.6/LETXD0/SCK0/ EINT6 /KWI6	I/O (Type A)	P0.6 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LETXD0, SCK0(SPI clock input/output), external interrupt EINT6, wake up pin KWI6 are pin-shared with P0.6.
52	P0.5/LERXD0/MISO0/EINT5/ KWI5/	I/O (Type A)	P0.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. Low energy UART LERXD0, MISO0( SPI master in slave out), external interrupt EINT5, wake up pin KWI5 are pin-shared with P0.5.
53	P0.4/MOSI0 /EINT4/KWI4/TAMPER1	I/O (Type A)	P0.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. MOSI0(SPI master out slave in), external interrupt EINT4, wake up pin KWI4 and TAMPER1 are pin-shared with P0.4.
54	P0.3/CS0/ EINT3/KWI3	I/O (Type A)	P0.3 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. CS0(SPI chip select), external interrupt EINT3, wake up pin KWI3 are pin-shared with P0.3.
55	P0.2/TCA2/ SCK0/EINT2/ KWI2/TMRA21	I/O (Type A)	P0.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA2, SCK0(SPI clock input/output), external interrupt EINT2, wake up pin KWI2, 8/16-bit timer TMRA21 are pin-shared with P0.2.
56	P0.1/TCA1/TXD0/MISO0/EIN T1/KWI1/TMRA20	I/O (Type A)	P0.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, UART TXD0, MISO0(SPI master in slave out), external interrupt EINT1, wake up pin KWI1, 8/16-bit timer TMRA20 are pin-shared with P0.1.
57	P0.0/TCA0/RXD0/ MOSI0/ EINT0/KWI0 /TMRA11/TAMPER0	I/O (Type A)	P0.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA0, UART RXD0, MOSI0(SPI master out slave in), external interrupt EINT0, wake up pin KWI0, 8/16-bit timer TMRA11 and TAMPER0 are pin-shared with P0.0.


58	P7.5/TXD2/SCL0/EINT5/ KWI14/TMRA10	I/O (Type A)	P7.5 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. UART TXD2, SCL0(I2C clock input/output), external interrupt EINT5, wake up pin KWI14,8/16-bit timer TMRA10 are pin-shared with P7.5.
59	P7.4/TCA1/RXD2/SDA0/ EINT4/KWI13/TMRA01 TAMPER1	I/O (Type A)	P7.4 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. 16-bit timer TCA1, UART RXD2, SDA0(I2C data input/output), external interrupt EINT4, wake up pin KWI 13, 8/16-bit timer TMRA01 and TAMPER1 are pin-shared with P7.4.
60	P7.2/EINT2/KWI11/TMRA00	I/O (Type A)	P7.2 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. External interrupt EINT2, wake up pin KWI11,8/16-bit timer TMRA00 are pin-shared with P0.1.
61	P7.1/SCL0/EINT1/KWI9	I/O (Type A)	P7.1 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. SCL0(I2C clock input/output), external interrupt EINT1, wake up pin KWI9 are pin-shared with P7.1.
62	P7.0/CS1/SDA0/EINT0/KWI8 TAMPER0	I/O (Type A)	P7.0 is bi-directional I/O pins, which are software configurable to be with pull-up or pull-down resistor. CS1(SPI chip select), SDA0(I2C data input/output), external interrupt EINT0, wake up pin KWI8 and TAMPER0 are pin-shared with P7.0.
63	VSSA	GND	Analog power ground
64	VDDA	Power	Analog positive power supply.

Recommended external application circuits as below figures, please follow the recommendation to design :


1. ADC Input Filter :



2. External Crystal :




3. Power Decoupling :



Note : The 0.1uF near the VDD should be as close as possible to the IC


4. RESET and DBG pin :






## 2.4 I/O Circuit Type

I/O Type	I/O Circuit	Description
Type A		GPIO(without ADC input) DBG RESET





### 3. Electronic Characteristics

#### 3.1 Absolute Maximum Rating

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

( $V_{SS} = 0V$ )

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	$V_{DD}$	–	-0.3 to 6.0	V
Input Voltage	$V_{IN}$	All I/O pins	-0.3 to $V_{DD}+0.3$	V
Output Current(total)	$I_{OUT}$	All I/O pins	100	mA
Storage Temperature	$T_{STG}$	–	-50 to 125	°C

## 3.2 Operation Conditions

The following defines the electrical characteristics of the device when it is operated at voltage and temperature maximum/minimum values. Unless otherwise stated, the standard conditions were determined at "operating temperature 25 °C and operating voltage VDD = 5 V".

### 3.2.1 Operation Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>DD</sub>	2.0	3.3	5.5	V
Analog Supply Voltage	V <sub>DDA</sub>	2.0	3.3	5.5	V
Reset Voltage <sup>(Note)</sup>	V <sub>RST</sub>	1.85	1.90	1.95	V
Operating Temperature	T <sub>A</sub>	-40	25	85	°C

Note: Reset voltage uses BROR

### 3.2.2 Clock Timing

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
External Clock Source						
Low Frequency External Crystal	f <sub>LXIN</sub>	–	–	32768	–	Hz
High Frequency External Crystal	f <sub>XIN</sub>	–	1	–	16	MHz
Internal Clock Source						
High Frequency Internal Oscillator (PLL) <sup>Note1</sup>	f <sub>PLL</sub>	T <sub>A</sub> = 25°C	- 1%	48	+ 1%	MHz
		T <sub>A</sub> = 0~ 50°C <sup>Note 2</sup>	- 1%	48	+ 1%	
		T <sub>A</sub> = -20~ 70°C <sup>Note 2</sup>	- 1.5%	48	+ 1.5%	
		T <sub>A</sub> = -40~ 85°C	- 2%	48	+ 2%	
Low Frequency Internal Oscillator	f <sub>LIRC</sub>	T <sub>A</sub> = 25°C	-15%	32	+ 15%	kHz
		T <sub>A</sub> = -40~ 85°C	-30%	32	+ 30%	

Note 1: High frequency external crystal(HXIN) can be PLL clock source. When high frequency external crystal(HXIN) is PLL clock source, the external crystal(HXIN) must be 8MHz.

Note 2: The spec is under VDD= 5V ±10% ( 4.5~5.5V) condition.

## 3.2.3 I/O Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input low voltage	$V_{IL}$	-	0	-	0.25 VDD	V
Input high voltage	$V_{IH}$	-	0.75 VDD	-	VDD	V
Output low voltage	$V_{OL1}$	P0DSEL=0, IOL=5mA, VDD=5V	-	-	0.4	V
	$V_{OL2}$	P0DSEL=1, IOL=10mA, VDD=5V	-	-	0.4	V
Output high voltage	$V_{OH1}$	P0DSEL=0, IOH=1.75mA, VDD=5V	VDD-0.6	-	-	V
	$V_{OH2}$	P0DSEL=1, IOH=3.5mA, VDD=5V	VDD-0.6	-	-	V
Output low current	$I_{OL1}$	P0DSEL=0, $V_o=0.1*VDD$ , VDD=5V	2.5	6.7	-	mA
		P0DSEL=0, $V_o=0.3*VDD$ , VDD=5V	7	15	-	mA
	$I_{OL2}$	P0DSEL=1, $V_o=0.1*VDD$ , VDD=5V	5	13.4	-	mA
		P0DSEL=1, $V_o=0.3*VDD$ , VDD=5V	14	30	-	mA
Output high current	$I_{OH1}$	P0DSEL=0, $V_o=0.9*VDD$ , VDD=5V	1	2.4	-	mA
		P0DSEL=0, $V_o=0.7*VDD$ , VDD=5V	3	5.8	-	mA
	$I_{OH2}$	P0DSEL=1, $V_o=0.9*VDD$ , VDD=5V	2	4.8	-	mA
		P0DSEL=1, $V_o=0.7*VDD$ , VDD=5V	6	11.6	-	mA
Pull-up resistance	$R_{PULLUP}$	connect to pull-up resistance	10	20	40	k $\Omega$
Pull-low Resistance	$R_{PULLDN}$	connect to pull-down resistance	10	20	40	k $\Omega$

Note 1: Set P0DSEL to select the pin driving force.

### 3.3 D.C. Characteristics


Operating @ 3.3 V , Ta= -40~85°C						
Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Normal Mode (Code executing from Flash)	I <sub>DD_N0</sub>	System clock is PLL( clock sourcs is high frequency internal oscillator) fsysclk= PLL 48MHz	–	8.2	–	mA
	I <sub>DD_N1</sub>	System clock is HXTAL fsysclk= HXTAL16MHz	–	4.1	–	mA
	I <sub>DD_N2</sub>	System clock is LIRC fsysclk= LIRC 32KHz	–	1.2	–	mA
	I <sub>DD_N3</sub>	System clock is LXTAL fsysclk= LXTAL 32768Hz	–	1.2	–	mA
Sleep Mode (CPU clock is stopped)	I <sub>DD_SL0</sub>	System clock is PLL( clock sourcs is high frequency internal oscillator) fsysclk= PLL 48MHz	–	4.6	–	mA
	I <sub>DD_SL1</sub>	System clock is HXTAL fsysclk= HXTAL16MHz	–	2.5	–	mA
	I <sub>DD_SL2</sub>	System clock is LIRC fsysclk= LIRC 32KHz	–	1.2	–	mA
	I <sub>DD_SL3</sub>	System clock is LXTAL fsysclk= LXTAL 32768Hz	–	1.2	–	mA
Deep Sleep Mode (CPU and RAM are retained)	I <sub>DD_DS0</sub>	RTC Disable	–	0.6	–	uA
	I <sub>DD_DS1</sub>	RTC Enable , LXTAL On	–	0.6	–	uA

### 3.4 Power-on Reset Characteristics

V<sub>SS</sub>=0, T<sub>a</sub>=-40~85°C

Symbol	Condition	Min.	Typ.	Max.	Unit
t <sub>PPW</sub>	Power-on reset minimum pulse width	1	-	-	ms
t <sub>PWUP</sub>	Warming-up time after a reset is clear and CPU ready	-	4	-	ms
t <sub>VDD</sub>	Power supply rise time	0.5	-	5	ms

Note: t<sub>PWUP</sub> does not include BOOTROM code execution time.



**FIGURE 3- 1 OPERATION TIMING OF POWER ON RESET**

Note : In power-down process, the VDD must be 0.2V, then re-power-on to ensure the IC operating normal.



### 3.5 BROR Characteristics

Ta=-40~85°C						
Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
BROR detected voltage	VBROR_Rising	VDD rise time and fall time > tVDD (tVDD please refer to ch3.4 POR characteristics )	1.95	2.0	2.05	V
	VBROR_Falling		1.85	1.90	1.95	V

Symbol	Description	Min.	Typ.	Max.	Unit
tBRTOFF	BROR voltage detection releasing response time	-	1	10	us
tBRTON	BROR voltage detecting detection response time	-	1	10	us





FIGURE 3- 2 BROR

Note : Do not perform any operation when VDD under V1.7V. It will cause the operation abnormal.

### 3.6 LVD Characteristics

Ta=-40~85°C						
Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
LVD0	VD0LVL1	Falling Mode, LVD0CFG=000 (Note)	1.90	2.00	2.10	V
	VD0LVL2	Falling Mode, LVD0CFG =001	2.23	2.35	2.47	V
	VD0LVL3	Falling Mode, LVD0CFG =010	2.52	2.65	2.78	V
	VD0LVL4	Falling Mode, LVD0CFG =011	2.71	2.85	2.99	V
LVD1	VD1LVL1	Falling Mode, LVD1CFG=100	2.99	3.15	3.31	V
	VD1LVL2	Falling Mode, LVD1CFG=101	3.78	3.98	4.18	V
	VD1LVL3	Falling Mode, LVD1CFG =110	3.99	4.20	4.41	V
	VD1LVL4	Falling Mode, LVD1CFG =111	4.28	4.50	4.73	V

Symbol	Description	Min.	Typ.	Max.	Unit
tVLTON	Voltage detecting detection response time	-	1	10	us



**FIGURE 3- 3 LVD INTERRUPT**

Note : It may trigger BROR.

Note: When LVD0 is set to VD0LVL1, BROR may be triggered first when the voltage drops.

### 3.7 ADC Characteristics

VREF_ADC=VDD 4.5V ≤ VDD ≤ 5.5V, T <sub>A</sub> = -40~85°C					
Parameter	Symbol	Min.	Typ.	Max.	Unit
Resolution	RES <sub>ADC</sub>	–	12	–	bits
Sampling Rate	f <sub>ADC</sub>	–	–	470	KSPS
Differential Nonlinearity Error (DNL)	DNL <sub>ADC</sub>	–	–	±2.5	LSB
Integral Nonlinearity Error (INL)	INL <sub>ADC</sub>	–	–	±3.5	LSB
Gain Error	E <sub>GAIN</sub>	–	–	±5	LSB
Offset Error	E <sub>OFFSET</sub>	–	–	±4.5	LSB
Input Voltage Range	V <sub>ADC_RNG</sub>	–	–	VDD	V
VREF_ADC Voltage Range	V <sub>REF_ADC</sub>	VDD <sup>Note1</sup>			V

Note 1 : VREF\_ADC=VDD, the voltage range 4.5~5.5V

Note 2 : ADC sample rate =  $\frac{1}{22} \times \frac{f_{sysclk}}{ADCKDIV}$

*e.x. When system clock is 24MHz, ADCKDIV set to 0x02, ADC Sample rate :  $\frac{1}{22} \times \frac{24MHz}{2^2} = 272.727kps$*

VREF_ADC=VDD 2V ≤ VDD ≤ 5.5V, T <sub>A</sub> = -40~85°C					
Parameter	Symbol	Min.	Typ.	Max.	Unit
Resolution	RES <sub>ADC</sub>	–	12	–	bits
Sampling Rate	f <sub>ADC</sub>	–	–	470	KSPS
Differential Nonlinearity Error (DNL)	DNL <sub>ADC</sub>	–	–	±4	LSB
Integral Nonlinearity Error (INL)	INL <sub>ADC</sub>	–	–	±5	LSB
Gain Error	E <sub>GAIN</sub>	–	–	±6	LSB
Offset Error	E <sub>OFFSET</sub>	–	–	±6	LSB
Input Voltage Range	V <sub>ADC_RNG</sub>	–	–	VDD	V
VREF_ADC Voltage Range	V <sub>REF_ADC</sub>	VDD <sup>Note1</sup>			V

Note 1 : VREF\_ADC=VDD, the voltage range 2~5.5V

Note 2 : ADC sample rate =  $\frac{1}{22} \times \frac{f_{sysclk}}{ADCKDIV}$

*e.x. When system clock is 24MHz, ADCKDIV set to 0x02, ADC Sample rate :  $\frac{1}{22} \times \frac{24MHz}{2^2} = 272.727kps$*

### 3.8 Flash Characteristics

( $V_{SS} = 0V, 2.0V \leq V_{DD} \leq 5.5V, T_{OPR} = -40 \text{ to } 85^{\circ}\text{C}$ )

Parameter	Condition	Min.	Typ.	Max.	Unit
Number of guaranteed writes to flash memory		–	–	100,000	times
Flash memory write time	Write Time (per byte)	–	–	40	$\mu\text{s}$
Flash memory erase time	Chip Erase	–	–	40	ms
	Sector Erase (1 sector = 512 bytes)	–	–	5	

### 3.9 EEPROM Characteristics


( $V_{SS} = 0V, 2.0V \leq V_{DD} \leq 5.5V, T_{OPR} = -40 \text{ to } 85^{\circ}\text{C}$ )

Parameter	Condition	Min.	Typ.	Max.	Unit
Number of guaranteed writes to EEPROM		–	–	100,000	times
EEPROM write time	Write Time (per byte)	–	–	40	$\mu\text{s}$
EEPROM erase time	Chip Erase	–	–	40	ms
	Sector Erase (1 sector = 32 bytes)	–	–	5	


## 4. Addressing Space

The address space is divided into program and data spaces. The code and data access can be byte access or word access. The addressable memory space is 64KB of program and 64KB of data memory. This device offers MPU (Memory Protection Unit) feature. The space is able to be divided into ADM Mode and User Mode. Under ADM Mode, the user can access whole area. Under User Mode, the user can only access the area define by the setting value of MPU(Memory Protection Unit) register .

### 4.1 Program Memory




**FIGURE 4- 1 PROGRAM MEMORY MAPPING (ADM Mode)**




**FIGURE 4- 2 PROGRAM MEMORY MAPPING (User Mode)**

## 4.2 Data Memory



**FIGURE 4- 3 DATA MEMORY MAPPING (ADM Mode)**

Note: In EEPROM, 7.5K Bytes are for customer configuration; 0.5K Bytes are for MCU internal use



**FIGURE 4- 4 DATA MEMORY MAPPING (User Mode)**

Note : FLS\_USTR can be configured to Upper Flash or Lower Flash

Note: In EEPROM, 7.5K Bytes are for customer configuration; 0.5K Bytes are for MCU internal use

Memory	Starting address	End address
SFR	0x0000	0x0FFF
SRAM	0x1000	0x2FFF
EEPROM	0x3000	0x4DFF

**TABLE 4- 1 PERIPHERAL MEMORY MAP**



## 5. System Operation

### 5.1 Operating Modes

This device offers three operating modes: Normal mode, Sleep mode, and Deep sleep mode.

Normal mode is the normal operating condition. Enter either Sleep mode or Deep sleep mode, it can reduce the power dissipation. The power consumption under deep sleep mode is around 1uA.

This table summarizes the functions that are enabled/ disabled under different operating modes.

Mode	Normal	Sleep	Deep Sleep
CPU Clock	ON	OFF	OFF
Periph Clock	ON*	ON*	OFF*
LDO	ON	ON	OFF*
BROR	ON*	ON*	ON*
LVD	OFF*	OFF*	OFF*
PLL	ON*	ON*	OFF
HXTAL	OFF*	OFF*	OFF
LXTAL	OFF*	OFF*	OFF*
LIRC	ON	ON	ON
RTC	OFF*	OFF*	OFF*
LEUART	OFF*	OFF*	OFF*
Flash	ON	ON	OFF
EEPROM	ON	ON	OFF
RAM	ON	ON	Retention
Note	* : User can enable or disable by software setting. Retention: Data retention.		

TABLE 5-1 SYSTEM OPERATION MODES

## 6. Operation in ADM Mode and User Mode


### 6.1 Feature

There are two modes: administrator mode (ADM Mode, Administrator mode) and user mode (User Mode). ADM Mode has permission to access the entire system, while User Mode access permissions are controlled by MPU (Memory Protect Unit) related registers.

The interrupt and RESET vector positions of the two modes are different. It can be regarded as two independent systems operating internally. The two systems can be switched through a certain process (Mode Exchange).

## Appendix A. Product Number Information

Example :



Package Type

Code	Package Type	Code	Package Type
ST	SOT23	SD	SDIP
SP	SOP	LQ	LOFP 7x7
MS	MSOP	LA	LOFP 10x10
SS	SSOP	LE	LOFP 14x14
DP	PDIP	N4	QFN 4x4
TS	TSOP	N5	QFN 5x5
DS	TSSOP		

Pin Count

Code	Pin Count	Code	Pin Count
005	5	032	32
006	6	036	36
008	8	040	40
010	10	044	44
014	14	048	48
016	16	064	64
020	20	080	80
024	24	096	96
028	28	100	100

Program Flash

Data Flash

RAM


Code	Program Flash/ Data Flash / RAM Size	Code	Program Flash/ Data Flash / RAM Size
A	128 Bytes	H	16K Bytes
B	256 Bytes	K	24K Bytes
E	512 Bytes	M	32K Bytes
J	1K Bytes	N	40K Bytes
L	2K Bytes	P	48K Bytes
T	4K Bytes	S	64K Bytes
G	8K Bytes	U	96K Bytes
C	12K Bytes	W	128K Bytes

Operating Temp

Code	Operating Temp.
R	-40~85°C

## Appendix B. Package Information

### LQFP64(10x10)



Symbol	Mm		
	Min.	Typ.	Max.
A	1.45	1.55	1.65
A1	0.05	-	0.15
A2	1.3	1.4	1.5
b	0.17	0.22	0.27
c1	0.09	-	0.16
D	11.75	12.00	12.25
D1	9.90	10.00	10.10
E	11.75	12.00	12.25
E1	9.90	10.00	10.10
e	0.50 BSC		
L	0.45	-	0.75
L1	1.0 REF		

iMQ Technology Inc.

No.: TDDS01-S7705-EN(B)	Name: SQ7705 Brief Datasheet	Version: V1.1
-------------------------	------------------------------	---------------

## Revision History

Version	Approved Date	Description
V1.1	2024/4/18	1. Sync with datasheet V1.1
V1.0	2023/7/20	1. Modify "4. Addressing Space" about Program and Data Memory Mapping description for ADM and User Mode
V0.7	2022/10/25	1st issued.